[2] J.Wang, S.Fang, and W. Feng, “New effICient designs for XOR and XNOR function on the transistor level ,”IEEE J. Solid-State Circuits, Vol. 29, pp. 780-786, July 1994.
[3] R. Shalem, E . John, and L.K. John ,”A novel low-power energy recovery full adder cell,” in Proc. Great Lakes Symp. VLSI,pp.380-383, Feb.1999.
[4] Fartash Vasefi and Z. Abid ,”10-Transistor 1-bit Adders for n-bit Parallel Adders,” IEEE J. of solid state circuit ,pp.7803-8656,Apr, 2004.
[5] H.T.Bui, A.K.Al-Sheraidah, and wang,“Design and analysis of 10-transistor full adders using novel XOR-XNOR gates,” in Proc. Int. Conf. Signal Processing 2000(Wold Computer Congress),Beijing, China,Aug.2000
[6] N.Weste and K. Eshraghian, Principles of CMOS VLSI Design, a System Perspective. Reading, MA: Addison-Wesley,1993.
[7] Yingtao Jiang, Abdulkarim Al-Sheraidah, Yuke Wang , Edwin Sha, and Jin-Gyun chung, “A Novel Mutipleser-Based Low-Power Full Adder,” IEEE Transactions on circuits and systEMS-II: express briefs, Vol.51,No.7 ,July 2004.
[8] 卢君明，徐锋，胡鹏飞，“低电压低功耗全加器的研究设计，”固体电子学研究与进展，第24卷，第3期，2004年8月
[9] 张杰; 基于FPGA的八位RISC CPU的设计[J]; 微计算机信息，2006-35-05
本文关键字：暂无联系方式DSP/FPGA技术，单片机-工控设备 - DSP/FPGA技术
